

# Transformer-less single-phase unified power quality conditioner of no circulating current

ISSN 1755-4535

Received on 2nd August 2019

Revised 9th November 2019

Accepted on 2nd December 2019

doi: 10.1049/iet-pel.2019.0900

www.ietdl.org

Congqian Xu<sup>1,2</sup>, Min Zhou<sup>3,4</sup>, Yonglu Liu<sup>3,4</sup> ✉, Yao Sun<sup>3,4</sup>

<sup>1</sup>School of Electrical Engineering, Beijing Jiaotong University, Beijing, People's Republic of China

<sup>2</sup>CRRC Dalian R&D Co., Ltd, Dalian, People's Republic of China

<sup>3</sup>School of Automation, Central South University, Changsha, People's Republic of China

<sup>4</sup>Hunan Provincial Key Laboratory of Power Electronics Equipment and Grid, Central South University, Changsha, People's Republic of China

✉ E-mail: liuyonglu@csu.edu.cn

**Abstract:** This study presents a unified current-source power quality conditioner of inherent no circulating current. It is formed of a three-leg current-source ac/ac converter and a specially designed small size dc-link. Owing to the transformers-less feature and small size dc-link, the proposed topology has the benefit of high power density. In addition, without the need to address the circulating current issue, it is easier to design the controllers and filters for the circulating current compared to other existing transformer-less unified power quality conditioners. To handle the harmonic currents compensation, voltage sags/swells elimination, power factor correction simultaneously and achieve excellent dynamic and steady-state performance, a direct control method based on an extended repetitive disturbance observer is proposed. Detailed analysis of topology and operation principles is given, followed by the modulation scheme and the developed control method. Simulations and experimental results are presented to verify the effectiveness of the conditioner.

## 1 Introduction

Nowadays the wide use of non-linear power electronic loads gives rise to some serious power quality (PQ) problems, such as poor power factor, voltage sags/swells, and harmonics. Meanwhile, developments in digital electronics, communication and process control have increased the number of sensitive loads that require ideal power supply [1–3]. Thus, PQ enhancement devices should be installed to ensure the supply of high-quality power.

A lot of power electronic devices have been adopted to improve PQ. Generally, an active power filter (APF) is used to handle the current-related PQ problems, while dynamic voltage restorer (DVR) is preferred to tackle the voltage-related PQ problems [4, 5]. Unified PQ conditioner (UPQC), as the integration of an APF and a DVR sharing a common dc-link [6–23], can deal with both current and voltage-type of PQ issues, simultaneously. Specifically, it can regulate load voltage, mitigate voltage transients, eliminate source current harmonics, and correct source power factor over a wide operating range.

The classical configuration of UPQC in a single-phase system usually has four legs and an isolation transformer [9–11]. Apart from a large number of active switches, the cost and size associated with the transformer make such UPQC undesirable in office and home environment applications. To remove the bulky isolation transformer, a transformer-less single-phase universal APF is proposed in [13]. However, it still needs eight active switches. Moreover, a circulating current issue exists in it, which will decrease the overall efficiency and cause instability if it is not well controlled. The three-leg [14, 15] and two-leg UPQCs [16–18] are two more cost-effective configurations, which do not have circulating current issues. The two-leg UPQC consists of two half-bridge inverters with or without an isolation transformer. Though the number of switches is minimum, the voltage rating is doubled. Moreover, two dc-link capacitors are needed and their voltages should be balanced. The three-leg UPQC is considered to be a preferable choice with a superior compensation performance in low-cost low-power applications, as less number of switches and no isolation transformer are employed. Additionally, the coupling effects between the APF and DVR introduced by the common leg can be well addressed through the space vector modulation [15]. However, it still suffers the limitation of low power density as a

bulky dc-link is needed to provide sufficient voltage sag/swell ride-through capacity.

A single-phase UPQC of inherent no circulating current is proposed in this study, which consists of three current-source legs and a hybrid dc-link. One distinct difference between the other existing ones is that it has two small passive elements in the dc-link (a capacitor and an inductor). The capacitor is used to buffer the power difference between the input and the output, and the inductor is applied to filter the high-frequency switching harmonics. As a result, a stable dc-link current is obtained without using the bulky passive elements, which are usually found in the traditional UPQC topologies. Therefore, it is a high power density UPQC topology. Furthermore, the proposed converter does not have to address the circulating current issue which is an annoying problem in most existing transformer-less topologies.


In addition, to obtain a good compensation performance for various PQ problems, a direct control strategy based on extended repetitive disturbance observer (ERDO) is proposed for the conditioner. The load voltage and source current are directly controlled well without harmonic extractors. Therefore, the detrimental effects caused by the harmonic extractor are eliminated. What is more, a cost reduction is also achieved, as the load current is observed by the ERDO in place of the hardware sensor.

The remainder of this paper is organised as follows: Section 2 introduces the circuit configuration of the converter. In Section 3, the corresponding modulation schemes for both three legs and hybrid dc-link are presented. The modelling and control strategy are given in Section 4. Simulation and experimental results are presented in Section 5. Finally, the main points of this paper are summarised in Section 6.

## 2 Circuit configuration and operation principles

### 2.1 Circuit configuration

Fig. 1 shows the topology of the proposed UPQC. It consists of an input filter ( $L_p$ ,  $C_i$ ), an output filter  $C_o$ , three switching bridge legs ( $A$ ,  $B$ ,  $C$ ), and a hybrid dc-link composed of an inductor  $L_d$  and a power buffer circuit. Bridge legs ( $A$ ,  $B$ ) form a shunt APF, which provides current compensation, while bridge legs ( $B$ ,  $C$ ) constitute



**Fig. 1** Proposed UPQC topology

**Table 1** Switching combinations and corresponding current vectors

Switching states (\$S_1\$-\$S_6\$)	Vectors	\$I_{fi}\$	\$I_{fo}\$
100100	\$I_1 = I_d\$	\$I_d\$	0
000110	\$I_2 = I_d e^{j(\pi/2)}\$	0	\$I_d\$
010010	\$I_3 = \sqrt{2} I_d e^{j(3\pi/4)}\$	\$-I_d\$	\$I_d\$
011000	\$I_4 = I_d e^{j\pi}\$	\$I_d\$	0
001001	\$I_5 = I_d e^{j(3\pi/2)}\$	0	\$-I_d\$
100001	\$I_6 = \sqrt{2} I_d e^{j(7\pi/4)}\$	\$I_d\$	\$-I_d\$
110000/001100/000011	\$I_{7,8,9} = I_0 = 0\$	0	0

a DVR to provide voltage compensation. The power buffer circuit, composed of two active switches (\$S\_{d1}, S\_{d2}\$), two diodes (\$D\_{d1}, D\_{d2}\$) and a film capacitor \$C\_d\$, is used to buffer the power difference between the source and the load. \$L\_g\$ represents the impedance of the line and \$Z\_L\$ represents a non-linear load.

## 2.2 Operation principles

The proposed UPQC, combined with the proposed control method, is able to modify the load voltage and the current drained from the grid. From Fig. 1, assuming the line impedance \$L\_g\$ is pretty small and the voltage across it is approximately equal to zero during steady state, the load voltage \$u\_L\$ is expressed as

$$u_L = u_{inj} + u_g \quad (1)$$

As seen, to mitigate voltage sags/swells, a required compensation voltage \$u\_{inj}\$ can be generated by the DVR. Therefore, by adjusting the voltage \$u\_{inj}\$, a steady load voltage \$u\_L\$ is ensured regardless of the variation of the source voltage \$u\_g\$.

Source current \$i\_g\$ is comprised of the compensation current \$i\_p\$ and the load current \$i\_L\$, given as

$$i_g = i_p + i_L \quad (2)$$


From (2) the harmonic and reactive currents generated by non-linear loads can be compensated by modifying the APF current \$i\_p\$. Therefore, the current drained from the grid is harmonic free and in phase with the source voltage, i.e. the power factor correction is achieved.

## 3 Modulation scheme

### 3.1 Space vector modulation strategy for UPQC

A space vector modulation strategy for the proposed UPQC is adopted. Treating the input current (\$i\_{fi}\$) and the output current (\$i\_{fo}\$) of the UPQC as a unit, then a current vector is defined as

$$I_n = i_{fi} + j \cdot i_{fo} \quad (3)$$



**Fig. 2** Switching states for the three switching arm

(a) Synthesising the current \$i\_{fi}\$, (b) Synthesising the current \$i\_{fo}\$, (c) Synthesising the currents \$i\_{fi}\$ and \$i\_{fo}\$, (d) Freewheeling states

Note that the current \$i\_{fp}\$ is equal to \$i\_{fi} - i\_{fo}\$.

There are nine possible switching combinations for the proposed UPQC in Fig. 1. The nine switching combinations correspond to nine basic current vectors shown in Table 1, where \$I\_d\$ is the steady-state dc-link current. As seen, there are six valid vectors and three zero vectors. The current path of each current vector is described in Fig. 2 and the dc link is replaced with a current source. Fig. 3 shows the current vectors in the complex plane, which is divided into six sectors with the sector number from \$n=1\$ to \$n=6\$. \$I\_{ref} = i\_{fi}^\* + j \cdot i\_{fo}^\*\$ represents the reference current to be synthesised within one switching period \$T\_s\$.

According to the space vector synthesis principle described in [24], \$I\_{ref}\$ can be synthesised by two adjacent valid vectors in sector \$n\$ and a zero vector. Then, \$I\_{ref}\$ is rewritten as

$$I_{ref} = I_n \frac{t_n}{T_s} + I_{n+1} \frac{t_{n+1}}{T_s} + I_0 \frac{t_0}{T_s} \quad (4)$$

where \$t\_n\$, \$t\_{n+1}\$, and \$t\_0\$ are the time weights for each vector during a switching period \$T\_s\$ and satisfy the following relation:

$$t_n + t_{n+1} + t_0 = T_s \quad (5)$$

In each sector, the zero vector is selected so that the total switching times are minimal. The selected zero vector and time weights of the current vectors in each sector are summarised in Table 2.




Fig. 3 Current vectors diagram of the UPQC

Table 2 Time weights of the current vector in each sector

Sector	$t_n$	$t_{n+1}$	Selected zero vector
1,4	$\text{abs}(i_{fi}^*) \cdot \frac{T_s}{i_d}$	$\text{abs}(i_{fo}^*) \cdot \frac{T_s}{i_d}$	9
2,5	$[\text{abs}(i_{fo}^*) - \text{abs}(i_{fi}^*)] \cdot \frac{T_s}{i_d}$	$\text{abs}(i_{fi}^*) \cdot \frac{T_s}{i_d}$	8
3,6	$\text{abs}(i_{fo}^*) \cdot \frac{T_s}{i_d}$	$[\text{abs}(i_{fi}^*) - \text{abs}(i_{fo}^*)] \cdot \frac{T_s}{i_d}$	7

Table 3 Time weights of switches  $S_{d1}$  and  $S_{d2}$

Cases	$S_{d1}$	$S_{d2}$
$u_{ab}^* > 0$	$\left(1 - \frac{u_{ab}^*}{u_d}\right) \cdot T_s$	0
$u_{ab}^* \leq 0$	$T_s$	$-\frac{u_{ab}^*}{u_d} \cdot T_s$

### 3.2 Modulation strategy for the power buffer circuit

The power buffer circuit is designed to keep the voltage-second balance of the dc-link inductor. Referring to Fig. 1,  $C_d$  in the power buffer circuit will be charged when both switches  $S_{d1}$  and  $S_{d2}$  are turned-off and discharged when they are turned-on. The on-time of switches  $S_{d1}$  and  $S_{d2}$  during one switching period is summarised in Table 3, where  $u_d$  is the terminal voltage of  $C_d$ ,  $u_{ab}$  is the equivalent voltage provided by the power buffer circuit and  $u_{ab}^*$  is the reference value of  $u_{ab}$ .

## 4 Modelling and control

### 4.1 Modelling of UPQC

According to Fig. 1, the model of the shunt APF is formulated as the following based on elementary circuit theory:

$$L_g \frac{di_g}{dt} = u_g - u_L + u_{inj} \quad (6)$$

$$L_p \frac{di_p}{dt} = u_L - u_i - u_{inj} \quad (7)$$

$$C_i \frac{du_i}{dt} = i_p - i_{fi} \quad (8)$$

where  $u_i$  is the voltage of filter capacitor  $C_i$ .

Similarly, the model of the DVR can be formulated as

$$C_{inj} \frac{du_{inj}}{dt} = i_{fo} - i_L \quad (9)$$

With regard to the hybrid dc-link, the dynamic differential equations of the inductor current and the capacitor voltage are

$$L_d \frac{di_d}{dt} = \frac{u_i i_{fi}^*}{i_d} - \frac{u_{inj} i_{fo}^*}{i_d} - u_{ab} \quad (10)$$

$$C_d \frac{du_d}{dt} = - \left| \frac{u_{ab}^*}{u_d} \right| \cdot i_d \quad (11)$$

### 4.2 Controller design

Lots of control methods have been proposed for UPQCs [3, 8, 12, 19, 20]. They can be broadly separated into two categories: the direct control methods [8, 12] and the indirect control methods [3, 19, 20, 21]. The indirect control methods usually need harmonic extractors and the control performance relies on the accuracy of harmonic extractors. The direct control methods can regulate the load voltage and source current without harmonic extractor, thus can achieve better compensation performance. In this study, a direct control strategy based on ERDO is presented. All the unknown disturbances are taken together as a single one and estimated. Then, the observer design can be simplified dramatically. Besides, the load current sensor is saved because the load current information is included in the observer.

**4.2.1 Load voltage regulation based on ERDO:** The load voltage is regulated by modifying the compensation voltage  $u_{inj}$  generated by the DVR. Based on (9) and the derivative of (1) the load voltage dynamic equation is formulated as

$$C_{inj} \frac{du_L}{dt} = i_{fo} + C_{inj} \frac{du_g}{dt} - i_L \quad (12)$$

For simplicity, (12) is rewritten as

$$\frac{du_L}{dt} = \frac{i_{fo}}{C_{inj}} + w \quad (13)$$

where  $w = (u_g - i_L / C_{inj})$ , can be viewed as the total disturbance. Since  $i_L$  and  $u_g$  are both periodic disturbances,  $w$  is also periodical. Assume the period of  $w$  is  $T$ , then

$$w(t) = w(t - T) \quad (14)$$

Inspired by the active disturbance rejection control idea [25, 26], an ERDO is proposed to estimate the disturbance in real time.  $w$  is viewed as an extended state variable. Once it is observed, it will be actively compensated through feedforward control. Similar to the structure of the Luenberger observer, the ERDO is designed as

$$\frac{d\hat{u}_L(t)}{dt} = \frac{i_{fo}(t)}{C_{inj}} + \hat{w}(t) + k_1(u_L(t) - \hat{u}_L(t)) \quad (15)$$

$$\hat{w}(t) = \frac{1}{\lambda} \hat{w}(t - T) + k_2[u_L(t) - \hat{u}_L(t)] \quad (16)$$

where  $k_1$  and  $k_2$  are the observer gains and  $\lambda$  is the forgetting factor to guarantee stability. Suppose  $e = u_L - \hat{u}_L$ ,  $\tilde{w} = w - \hat{w}$ , then the error dynamic equations of the system are given by

$$\frac{de(t)}{dt} = \tilde{w}(t) - k_1 e(t) \quad (17)$$

$$\tilde{w}(t) = \frac{1}{\lambda} \cdot \tilde{w}(t) - k_2 e(t) + \frac{\lambda - 1}{\lambda} w(t) \quad (18)$$

To prove the stability of the control system, we choose a Lyapunov function candidate as

$$V(e, \tilde{w}) = \frac{1}{2}e^2(t) + \int_{t-T}^t \tilde{w}^2(\tau) d\tau \quad (19)$$

Then

$$\begin{aligned} \dot{V}(e, \tilde{w}) &= (1 - \lambda^2)\tilde{w}^2 - (k_1 + \lambda^2 k_2^2)e^2 - (2\lambda^2 k_2 - 1)e\tilde{w} \\ &\quad + 2\lambda(\lambda - 1)w\tilde{w} + 2\lambda(\lambda - 1)we - (\lambda - 1)^2 w^2 \\ &\leq (1 - \lambda)\tilde{w}^2 - (2\lambda^2 k_2 - 1)e\tilde{w} - [(k_2^2 - 1)\lambda^2 + \lambda \\ &\quad + k_1]e^2 + (\lambda^2 - 1)w^2 \\ &\leq -(\lambda - 0.5)\tilde{w}^2 - [(k_2^2 + 2k_2 - 1)\lambda^2 + \lambda + k_1 - 1]e^2 \\ &\quad + (k_2\lambda + 1)(\lambda - 1)w^2 \end{aligned} \quad (20)$$

Since the periodic disturbance  $w$  is bounded, there is a constant  $M$  such that  $(\lambda^2 - 1)w^2 \leq M$ . From the input-state stability criterion,  $k_1$  and  $k_2$  should satisfy the inequality

$$(k_2^2 + 2k_2 - 1)\lambda^2 + \lambda + k_1 - 1 > 0 \quad (21)$$

Then the control law of the load voltage controller is designed as

$$i_{fo}^* = u_i(\hat{w}, u_L) = C_{inj}[k_L(u_L^* - u_L) - \hat{w}] \quad (22)$$

where  $k_L$  is the control parameter and  $u^* L$  denotes the reference of load voltage.

**4.2.2 Source current regulation based on ERDO:** The task of the APF is to compensate for the reactive and harmonic components of load current and regulate the average value of the capacitor voltage  $u_d$  during normal and disturbance conditions.

To maintain the dc component of the capacitor voltage  $\bar{u}_d$  at a given voltage level, a capacitor voltage control outer loop is adopted, as shown in Fig. 4. Since the dc-link inductor  $L_d$  is small and the energy stored in it is negligible compared with that of the capacitor  $C_d$ . According to the power balance principle, we have

$$C_d \frac{du_d^2}{dt} = 2(p_{in} - p_{out}) \quad (23)$$

The right side of (23) is a periodic function. The periodic averaging method is used to facilitate the control design. The average differential equation is written as

$$C_d \frac{d\bar{x}}{dt} = U_g I_g \cos(\varphi_i) - \bar{p}_{out} \quad (24)$$

where  $\bar{x} = \bar{u}_d^2$  is obtained by a moving average filter and can be described in the continuous-time domain by

$$\bar{x} = \frac{1}{T_\omega} \int_{t-T_\omega}^t x(t) dt. \quad (25)$$

In (24),  $T_\omega$  is the window length, which is selected to be the period of  $u_d$  in this study.

From (24),  $I_g$  can be selected as the control variable to maintain the dc component of the capacitor voltage  $u_d$ . A proportional-integral (PI) controller is adopted to control the average value of  $u_d$ , as (24) is a linear first-order differential equation.

For the power factor and harmonic current control, the instantaneous reference source current  $i_g^*$  must be synchronised with voltage  $u_g$ . This is performed by a phase-locked loop, as shown in Fig. 4. Then

$$i_g^* = I_g^* \cos(\omega_i \cdot t) \quad (26)$$

Based on (2), (6) and (7), the grid current dynamic equation is expressed as

$$(L_p + L_g) \frac{di_g}{dt} = L_p \frac{di_L}{dt} + u_g - u_i \quad (27)$$

$$C_i \frac{du_i}{dt} = i_g - i_L - i_{fi} \quad (28)$$

Let  $z_1 = i_g$ , according to (27) and (28) the source current dynamic equations can be rewritten as

$$\frac{dz_1}{dt} = z_2 \quad (29)$$

$$\frac{dz_2}{dt} = \frac{i_{fi}}{(L_p + L_g)C_i} + \xi \quad (30)$$

where

$\xi = (1/(L_p + L_g))\dot{u}_g + (L_p/(L_p + L_g))\ddot{i}_L - (1/C_i(L_p + L_g))(i_g - i_L)$  represents the unknown disturbance which is assumed to be bounded, and  $\xi(t) = \xi(t - T_1)$ . Using  $\hat{z}_1$ ,  $\hat{z}_2$ , and  $\hat{\xi}$  to estimate  $z_1$ ,  $z_2$ , and  $\xi$ , respectively, the ERDO is designed as

$$\frac{d\hat{z}_1(t)}{dt} = \hat{z}_2(t) + \beta_1(z_1(t) - \hat{z}_1(t)) \quad (31)$$

$$\frac{d\hat{z}_2(t)}{dt} = -\frac{i_{fi}(t)}{(L_p + L_g)C_i} + \hat{\xi}(t) + \beta_2(z_2(t) - \hat{z}_2(t)) \quad (32)$$

$$\hat{\xi}(t) = \frac{1}{\lambda} \hat{\xi}(t - T_1) + \beta_3(z_2(t) - \hat{z}_2(t)) \quad (33)$$

where  $\beta_1$ ,  $\beta_2$ , and  $\beta_3$  are the observer gains, which should be tuned properly. Suppose  $e_1 = z_1 - \hat{z}_1$ ,  $e_2 = z_2 - \hat{z}_2$ , and  $\tilde{\xi} = \xi - \hat{\xi}$ , then the error dynamic equations of the system are given by

$$\frac{de_1(t)}{dt} = e_2(t) - \beta_1 e_1(t) \quad (34)$$

$$\frac{de_2(t)}{dt} = \tilde{\xi}(t) - \beta_2 e_1(t) \quad (35)$$

$$\tilde{\xi}(t) = \frac{1}{\lambda} \tilde{\xi}(t - T_1) - \beta_3 e_1(t) + \frac{\lambda - 1}{\lambda} \xi(t) \quad (36)$$

Similar to (19), choosing a Lyapunov function candidate as

$$V_1(e_1, e_2, \tilde{\xi}) = \frac{1}{2}[e_1^2(t) + e_2^2(t)] + \int_{t-T_1}^t \tilde{\xi}^2(\tau) d\tau \quad (37)$$

Then,  $\beta_1$ ,  $\beta_2$ , and  $\beta_3$  can be determined by letting  $\dot{V}_1 \leq 0$ . Based on the observed information, the source current regulation controller is designed as

$$i_{fi}^* = u_2(\hat{\xi}, \hat{z}_1, \hat{z}_2) = (L_p + L_g)C_i[k_g(i_g^* - i_g) - k_d\hat{z}_2 - \hat{\xi}] \quad (38)$$

where  $k_g$  and  $k_d$  are the control parameters.


**4.2.3 Dc-link inductor current regulation:** The dc-link current will appear low-frequency oscillation in the presence of power difference between source and loads. From (10),  $u_{ab}$  could be used to regulate the dc-link current  $i_d$ . For simplicity, a PI compensator is employed. Also, the control input  $u_{ab}$  is designed as

$$u_{ab}^* = \left(k_p + \frac{k_i}{s}\right)(i_d^* - i_d) + u_{fi} \quad (39)$$


where  $u_{fi} = 1/i_d(u_{fi}^* - u_{inj}i_{fo}^*)$  is a feedforward item,  $k_p$  and  $k_i$  are the proportional and integral coefficient, respectively, which should be less than zero to ensure the stability. Then, according to Table 3,







**Fig. 6** Simulation results of voltage sag/swell compensation and the waveforms from the top to the bottom are the grid voltage/current ( $u_g/i_g$ ), the output voltage/current ( $u_L/i_L$ ), the series compensation voltage  $u_{inj}$ , the compensation current  $i_p$ , the dc-link inductor current ( $i_d$ ), and the buffering capacitor voltage ( $u_d$ )




**Fig. 7** Simulation results of load current harmonics compensation and the waveforms from the top to the bottom are the grid voltage/current ( $u_g/i_g$ ), the output voltage/current ( $u_L/i_L$ ), the series compensation voltage  $u_{inj}$ , the compensation current  $i_p$ , the dc-link inductor current ( $i_d$ ), and the buffering capacitor voltage ( $u_d$ )

voltage  $u_g$  because of the compensation current  $i_p$  provided by the UPQC. This confirms that the UPQC shows a good performance in terms of reactive power compensation. In this case,  $u_{inj}$  is equal to zero due to the fact that no compensation voltage is required.


Fig. 6 shows the voltage compensation performance of the UPQC. As seen, a 30% voltage swell occurs at source voltage in the interval [0–0.1 s] and a 30% voltage sag occurs in the interval [0.2–0.3 s]. As expected, the  $u_{inj}$  is out of (in) phase with grid voltage  $u_g$  with the same amplitude of 46.8 V when the grid voltage swell (sag) occurs. Therefore, the load voltage is always kept at the desired value. Meanwhile, the source current  $i_g$  is synchronised with the source voltage  $u_g$  over the entire period, which indicates that the unity power factor is achieved.

Fig. 7 shows the steady-state performance of UPQC in terms of harmonic compensation. As seen, the current  $i_L$  is seriously distorted due to the non-linear diode rectification load. However, the grid current  $i_g$  is sinusoidal and in the phase of  $u_g$  because the reactive and harmonic currents are compensated by current  $i_p$ . Therefore, the converter demonstrates excellent harmonic current compensation ability under the proposed direct control method.

Fig. 8 shows the simulation results when current and voltage sag compensations are considered at the same time. A 30% voltage sag occurs throughout the whole process. However, the load voltage is always 110  $V_{rms}$  due to the sag voltage compensation. Before  $t = 0.1$  s, an inductive load is connected and the load current  $i_L$  lags the load voltage  $u_L$ . Also, after  $t = 0.1$  s, a diode rectifier non-linear load is connected and the load current  $i_L$  is distorted



**Fig. 8** Simulation results when compensating the current harmonics and voltage sag at the same time, the waveforms from the top to the bottom are the grid voltage/ current ( $u_g/i_g$ ), the output voltage/current ( $u_L/i_L$ ), the series compensation voltage  $u_{inj}$ , the compensation current  $i_p$ , the dc-link inductor current ( $i_d$ ), and the buffering capacitor voltage ( $u_d$ )




**Fig. 9** Experimental set-up of the UPQC

seriously. However, the grid current is always in phase with the grid voltage due to current compensation.

From Figs. 5–8, it can be found that the inductor current  $i_d$  is always controlled to be constant (with only switching frequency ripple). This is because the capacitor voltage  $u_d$  swings to buffer the reactive power. For example, in Fig. 7,  $u_d$  fluctuates between 125 and 180 V to absorb and release power periodically due to exchanging ripple power with the grid side (generating a desired compensation current  $i_L$ ). Although large fluctuations exist in the capacitor voltage  $u_d$ , the performance of the UPQC is satisfactory. The reason is that the performances of the UPQC are directly dependent on inductor current  $i_d$ .

## 6.2 Experimental results

A prototype has been built for experimental verification, which is shown in Fig. 9. The setup includes a three-leg ac-ac converter, driving boards A and B, an auxiliary power supply, a control board (with a signal processor TMS320F28335), a voltage disturbance generator and a dc-link (comprising a dc inductor and power buffer circuits). Parameters of the experiment are the same as those in the simulation. To demonstrate the feasibility of the proposed topology and control scheme, three sets of experiments are carried out and the corresponding experimental results are shown in Figs. 10–19.



**Fig. 10** Experimental results for reactive power compensation with the capacitive load

(a) Waveforms of the grid voltage/current ( $u_g/i_g$ ) and the output voltage/current ( $u_L/i_L$ ), (b) Waveforms of the buffering capacitor voltage ( $u_d$ ), the compensation current ( $i_p$ ), the series compensation voltage ( $u_{inj}$ ), and the dc-link inductor current ( $i_d$ )



The experimental data are sampled by using the current probe (voltage probe) Tektronix THDP0200 (Tektronix TCP0020).

To verify the capability of compensating reactive power of the UPQC, two kinds of tests, respectively, with capacitive and inductive loads have been carried out. Fig. 10 shows the experimental results with the capacitive load. The source and load voltage/current waveforms are shown in Fig. 10a. As seen, the load current  $i_L$  leads  $u_L$  by about 2.9 ms ( $52^\circ$ ). However, the source current  $i_g$  is in phase with the source voltage  $u_g$  due to the compensation current  $i_p$ , which is generated by the UPQC. Fig. 10b shows the waveforms of the capacitor voltage  $u_d$ , the reactive power compensation current  $i_p$ , the injection voltage  $u_{inj}$ , and the dc-link inductor current  $i_d$ , from top to bottom. Fig. 11 shows the waveforms under the case of the inductive load. As seen, the load current  $i_L$  lags  $u_L$  by about 1.8 ms ( $32^\circ$ ) and the source current  $i_g$  is still in phase with the source voltage  $u_g$ . In both cases, the experimental results coincide with those in the simulations.

Figs. 12 and 13 show the total harmonic distortion (THD) and spectra analysis of the source voltage  $u_g$ , source current  $i_g$ , load voltage  $u_L$  and load current  $i_L$  under the scenario of capacitive and inductive loads. As seen, the THDs of the grid current are 3.08 and 3.88%, respectively, which is  $<5\%$ . Besides, the load voltage and current have a very low THD, which verifies the effectiveness of the proposed control method.


Fig. 14/15 shows the waveforms under a 30% depth of the grid voltage sag/swell. The disturbance happens at  $t = T$ . It can be found that the amplitude of  $u_L$  remains constant despite the variations of the source voltage due to the compensation voltage  $u_{inj}$ . Note that no spike or collapse happens to the source current  $i_g$  during the transient process. The power difference is temporarily supported by the dc-link. Therefore, a drop (rise) of the capacitor voltage  $u_d$  could be found in Fig. 14b (Fig. 15b).

The total harmonic distortions (THDs) of the source and load currents/voltages during the voltage sag (swell) are shown in



**Fig. 11** Experimental results for reactive power compensation with the capacitive load

(a) Waveforms of the grid voltage/current ( $u_g/i_g$ ) and the output voltage/current ( $u_L/i_L$ ), (b) Waveforms of the buffering capacitor voltage ( $u_d$ ), the compensation current ( $i_p$ ), the series compensation voltage ( $u_{inj}$ ), and the dc-link inductor current ( $i_d$ )




**Fig. 12** Spectral analysis of the experimental results for reactive power compensation with the inductive load

(a) Source voltage  $u_g$ , (b) Source current  $i_g$ , (c) Load voltage  $u_L$ , (d) Load current  $i_L$



Fig. 16/ Fig. 17. As seen, the THD of load voltage  $u_L$  is <1.5%. What is more, high-quality source current  $i_g$  is always kept with low THD and odd harmonics.

Fig. 18 shows the steady-state waveforms when a non-linear load is connected. In Fig. 18a, the source current  $i_g$  is sinusoidal and synchronised with source voltage  $u_g$ , while the load current  $i_L$  is severely distorted. The measured THDs of the source current and the load current are 4.74 and 82.5%, respectively, as seen in Fig. 18. Therefore, the UPQC shows a good performance in mitigating the harmonic currents due to the non-linear loads. What is more, the load voltage is also well regulated with the THD of



**Fig. 13** Spectral analysis of the experimental results for reactive power compensation with the capacitive load

(a) Source voltage  $u_g$ , (b) Source current  $i_g$ , (c) Load voltage  $u_L$ , (d) Load current  $i_L$




**Fig. 14** Experimental results for voltage sag compensation

(a) Waveforms of the grid voltage/current ( $u_g/i_g$ ) and the output voltage/current ( $u_L/i_L$ ), (b) Waveforms of the buffering capacitor voltage ( $u_d$ ), the compensation current ( $i_p$ ), the series compensation voltage ( $u_{inj}$ ), and the dc-link inductor current ( $i_d$ )


1.89%. The waveforms in Fig. 18b are the capacitor voltage  $u_d$ , the harmonic compensation current  $i_p$ , the injection voltage  $u_{inj}$ , and the dc-link current  $i_d$ , from top to bottom. The dc-link current approximately remains constant, while the capacitor voltage  $u_d$  swings around its reference value due to the power difference between the source and load is buffered in the decoupling capacitor. The experimental results are in accordance with those in the simulations.

Table 5 shows comparisons of the number of switching legs required, the use of isolation transformer, the existence of






**Fig. 15** Experimental results for voltage swell compensation  
(a) Waveforms of the grid voltage/current ( $u_g/i_g$ ) and the output voltage/current ( $u_L/i_L$ ), (b) Waveforms of the buffering capacitor voltage ( $u_d$ ), the compensation current ( $i_p$ ), the series compensation voltage ( $u_{inj}$ ), and the dc-link inductor current ( $i_d$ )




**Fig. 16** Spectral analysis of the experimental results for voltage sag compensation  
(a) Source voltage  $u_g$ , (b) Source current  $i_g$ , (c) Load voltage  $u_L$ , (d) Load current  $i_L$

circulating current, passive components in the dc-link, voltage stress, and the power rating. Except for the usage of switching legs, the proposed UPQC shows comparable performances in the other aspects. For the proposed UPQC, the voltage stresses of switches  $S_5$  and  $S_6$  are increased under the case of voltage sag/swell as the injected voltage  $u_{inj}$  is not equal to zero any more. For other topologies, the voltage stresses are always the dc-link voltage in spite of the operation cases. Note that all the other UPQCs need bulky electrolytic capacitors (E-caps) to obtain a stiff dc-link voltage; while, in the proposed one, only passive components with small values are needed, which is beneficial for reducing the size and improve lifetime (no E-caps).




**Fig. 17** Spectral analysis of the experimental results for voltage swell compensation  
(a) Source voltage  $u_g$ , (b) Source current  $i_g$ , (c) Load voltage  $u_L$ , (d) Load current  $i_L$



**Fig. 18** Experimental results for current harmonics compensation  
(a) Waveforms of the grid voltage/current ( $u_g/i_g$ ) and the output voltage/current ( $u_L/i_L$ ), (b) Waveforms of the buffering capacitor voltage ( $u_d$ ), the compensation current ( $i_p$ ), the series compensation voltage ( $u_{inj}$ ), and the dc-link inductor current ( $i_d$ )

## 7 Conclusion

This study presents a unified current-source PQ conditioner of inherent no circulating current. Owing to the absence of a bulky inductor and isolation transformer, it has the benefits of compact structure and high power density. Since there is no circulating current issue in this topology, it is easier to design the controller of the system. In addition, a direct control method based on ERDO is proposed to control both the source current and load voltage of the conditioner, which achieves good tracking performance without harmonic extractors. Both simulation and experimental results have verified the feasibility and effectiveness of the proposed UPQC and control method.



**Fig. 19** Spectral analysis of the experimental results for current harmonics compensation

(a) Source voltage  $u_g$ , (b) Source current  $i_g$ , (c) Load voltage  $u_L$ , (d) Load current  $i_L$

**Table 5** Comparison of the proposed UPQC with other single-phase UPQCs

Configuration	No. of switching legs	Isolation transformer	Circulating current	Dc-link	Voltage stress of switching legs	Power rating
ref. [9]	four	yes	no	bulky capacitor (1100 $\mu$ F)	DC-link voltage $V_{dc}$ (115 V)	127 VA
ref. [10]	four	yes	no	bulky capacitor (2200 $\mu$ F)	DC-link voltage $V_{dc}$ (300 V)	50 kVA
ref. [11]	four	yes	no	bulky capacitor (5000 $\mu$ F)	DC-link voltage $V_{dc}$ (500 V)	—
ref. [13]	four	no	yes	bulky capacitor (2200 $\mu$ F)	DC-link voltage $V_{dc}$ (250 V)	1.2 kVA
ref. [15]	three	no	no	bulky capacitor (4700 $\mu$ F)	DC-link voltage $V_{dc}$ (230 V)	1 kVA
ref. [16]	two	yes	no	two bulky capacitors (—)	DC-link voltage $V_{dc}$ (300 V)	1 kVA
ref. [18]	two	no	no	two bulky capacitors (1000 $\mu$ F)	DC-link voltage $V_{dc}$ (400 V)	1 kVA
ref. [23]	four	yes	no	bulky capacitor (2000 $\mu$ F)	DC-link voltage $V_{dc}$ (—)	200 VA
proposed UPQC	three	no	no	small capacitor and small inductor (100 $\mu$ F, 2 mH)	$u_g@S_1$ and $S_2$ , $u_{inj}@S_5$ and $S_6$ , $\max(u_g, u_{inj})@S_3$ and $S_4$ .	218 VA

## 8 Acknowledgments

This work was supported by the Major Project of Changzhutan Self-Dependent Innovation Demonstration Area under grant no. 2018XK2002 and the National Natural Science Foundation of China under grant nos. 6190338 and 61573384.

## 9 References

- [1] Sallam, A., Malik, O.P.: 'Electric power quality' (IEEE Press, Hoboken, NJ, USA, 2011), pp. 293–318
- [2] Bollen, M.H.J.: 'Understanding power quality problems: voltage sags and interruptions' (IEEE Press, New York, NY, USA, 2000), pp. 1–34
- [3] Akagi, H., Watanabe, E.H., Aredes, M.: 'Instantaneous power theory and applications to power conditioning. Hoboken' (Wiley-IEEE Press, NJ, 2007)
- [4] Zhou, M., Sun, Y., Su, M., et al.: 'Transformer-less dynamic voltage restorer based on a three-leg ac/ac converter', *IET Power Electron.*, 2018, **11**, (13), pp. 2045–2052
- [5] Singh, B., Al-Haddad, K., Chandra, A.: 'A review of active filters for power quality improvement', *IEEE Trans. Ind. Electron.*, 1999, **46**, (5), pp. 960–971
- [6] Fujita, H., Akagi, H.: 'The unified power quality conditioner: the integration of series- and shunt-active filters', *IEEE Trans. Power Electron.*, 1998, **13**, (2), pp. 315–322
- [7] Khadem, S., Basu, M., Conlon, M.: 'UPQC for power quality improvement in DG integrated smart source network - a review', *Int. J. Emerg. Electr. Power Syst.*, 2012, **13**, (1), pp. 1–12
- [8] Graovac, D., Katic, V., Rufer, A.: 'Power quality problems compensation with universal power quality conditioning system', *IEEE Trans. Power Deliv.*, 2007, **22**, (2), pp. 968–976
- [9] Khadkikar, V., Chandra, A., Barry, A.O., et al.: 'Power quality enhancement utilizing single-phase unified power quality conditioner: digital signal processor-based experimental validation', *IET Power Electron.*, 2011, **4**, (3), pp. 323–331
- [10] Kolhatkar, Y., Das, S.: 'Experimental investigation of a single-phase UPQC with minimum VA loading', *IEEE Trans. Power Deliv.*, 2007, **22**, (1), pp. 371–380
- [11] Rong, Y., Li, C., Tang, H., et al.: 'Output feedback control of single-phase UPQC based on a novel model', *IEEE Trans. Power Deliv.*, 2009, **24**, (3), pp. 1586–1597
- [12] Axente, I., Ganesh, J.N., Basu, M., et al.: 'A 12-kVA DSP-controlled laboratory prototype UPQC capable of mitigating unbalance in source voltage and load current', *IEEE Trans. Power Electron.*, 2010, **25**, (6), pp. 1471–1479
- [13] Santos, W.R.N., Da Silva, E.R.C., Jacobina, C.B., et al.: 'The transformer-less single-phase universal active power filter for harmonic and reactive power compensation', *IEEE Trans. Power Electron.*, 2014, **29**, (7), pp. 3563–3572
- [14] Chiang, S., Yen, C., Chang, K.: 'A multi module parallelable series connected PWM voltage regulator', *IEEE Trans. Ind. Electron.*, 2001, **48**, (3), pp. 506–516
- [15] Lu, Y., Xiao, G., Wang, X., et al.: 'Control strategy for single-phase transformer less three-leg unified power quality conditioner based on space vector modulation', *IEEE Trans. Power Electron.*, 2016, **31**, (4), pp. 2840–2849
- [16] Kwan, K.H., So, P.L., Chu, Y.C.: 'An output regulation-based unified power quality conditioner with Kalman filters', *IEEE Trans. Ind. Electron.*, 2012, **59**, (11), pp. 4248–4262
- [17] Kwan, K., Chu, Y., So, P.: 'Model-based  $H_\infty$  control of a unified power quality conditioner', *IEEE Trans. Ind. Electron.*, 2009, **56**, (7), pp. 2493–2504
- [18] Cheung, V.S., Yeung, R.S., Chung, H.S., et al.: 'A transformer-less unified power quality conditioner with fast dynamic control', *IEEE Trans. Power Electron.*, 2018, **33**, (5), pp. 3926–3937
- [19] Teke, A., Saribulut, L., Tumay, M.: 'A novel reference signal generation method for power-quality improvement of unified power quality conditioner', *IEEE Trans. Power Deliv.*, 2011, **26**, (4), pp. 2205–2214
- [20] Kesler, M., Ozdemir, E.: 'Synchronous reference frame based control method for UPQC under unbalanced and distorted load conditions', *IEEE Trans. Ind. Electron.*, 2011, **58**, (9), pp. 3967–3975
- [21] Devassy, S., Singh, B.: 'Design and performance analysis of three-phase solar pv integrated UPQC', *IEEE Trans. Ind. Appl.*, 2018, **54**, (1), pp. 73–81
- [22] Patjoshi, R., Mahapatra, K.: 'High-performance unified power quality conditioner using non-linear sliding mode and new switching dynamics control strategy', *IET Power Electron.*, 2017, **10**, (8), pp. 863–874

- [23] Choudhury, S., Das, A., Anand, S., *et al.*: 'Adaptive shunt filtering control of UPQC for increased nonlinear loads', *IET Power Electron.*, 2019, **12**, (2), pp. 330–336
- [24] Holtz, J.: 'Pulse width modulation for electronic power conversion', *Proc. IEEE*, 1994, **82**, (8), pp. 1194–1214
- [25] Han, J.: 'From PID to active disturbance rejection control', *IEEE Trans. Ind. Electron.*, 2009, **56**, (3), pp. 900–906
- [26] Zheng, Q., Gao, L., Gao, Z.: 'On stability analysis of active disturbance rejection control for nonlinear time-varying plants with unknown dynamics'. IEEE Conf. on Decision Control, New Orleans, LA, USA, December 2007, pp. 3501–3506
- [27] Han, H., Liu, Y., Sun, Y., *et al.*: 'Single-phase current source converter with power decoupling capability using a series-connected active buffer', *IET Power Electron.*, 2015, **8**, (5), pp. 700–707